

## **ABSTRACT**

The invention relates to a DC/DC converter including an input to which an input voltage  $V_{in}$  is applied, a inductance  $L$  whose one terminal is connected to the input, a  
5 first controllable switch  $N1$  via which the other terminal of the inductance is connectable to a reference potential  $V_{ss}$ , a second controllable switch  $P1$  via which the other terminal of the inductance is connectable to the output of the converter, and a regulator circuit 1 configured so that it is able to control the two switches in regulating the output voltage of the DC/DC converter to a predetermined wanted value. The second  
10 controllable switch is a PMOS-FET. The regulator circuit is configured so that when the input voltage is higher than the desired value of the output voltage, the gate of the PMOS-FET is permanently connected to a voltage which is larger than the difference between the input voltage and the threshold voltage of the PMOS-FET, it connecting the back gate of the PMOS-FET permanently to a voltage which is larger than the  
15 expression input voltage plus threshold voltage of the PMOS-FET minus the diode voltage of a pn junction of the PMOS-FET and timing the first controllable switch with a specific duty cycle so that the output voltage attains the wanted value. The converter in accordance with the invention now permits achieving both an increase and decrease in the input voltage. It can be put to use preferably in conjunction with battery-powered  
20 devices for which a wanted voltage is specified.